Search: Simple | Advanced || Language: English | Japanese || Login |

14 publications are found. : URL for this page. : HTML


Author (author) Title (title) Journal/Conference Volume / Number Pages (pages) Published date Impact factor / Acceptance File
Academic Journal
Y. Masuda, T. Onoye, M. Hashimoto
Performance Evaluation of Software-Based Error Detection Mechanisms for Supply Noise Induced Timing Errors
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E100-A(7)
1452--1463
July 2017

pdf
Academic Journal
T. Okumura, F. Minami, K. Shimazaki, K. Kuwada, M. Hashimoto
Gate Delay Estimation in STA under Dynamic Power Supply Noise
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E93-A(12)
2447--2455
December 2010

151.pdf
Academic Journal
T. Enami, K. Shinkai, S. Ninomiya, S. Abe, M. Hashimoto
Statistical Timing Analysis Considering Clock Jitter and Skew Due to Power Supply Noise and Process Variation
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E93-A(12)
2399--2408
December 2010

148.pdf
Academic Journal
T. Enami, S. Ninomiya, M. Hashimoto
Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
28(4)
541 - 553
April 2009

118.pdf
Academic Journal
Y. Ogasahara, T. Enami, M. Hashimoto, T. Sato, T. Onoye
Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop with On-Chip Delay Measurement
IEEE Transactions on Circuits and Systems II
54(10)
868--872
October 2007

94.pdf
Academic Journal
T. Kanamoto, S. Akutsu, T. Nakabayashi, T. Ichinomiya, K. Hachiya, A. Kurokawa, H. Ishikawa, S. Muromoto, H. Kobayashi, M. Hashimoto
Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E89-A(12)
3666-3670
December 2006

5.pdf
Academic Journal
M. Hashimoto, M. Takahashi, H. Onodera
Crosstalk Noise Estimation for Generic RC Trees
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E86-A(12)
2965-2973
December 2003

13.pdf
International Conference

Window Function-Less DFT with Reduced Noise and Latency for Real-Time Music Analysis
Proceedings of European Signal Processing Conference (EUSIPCO)


(accepted, to appear)


International Conference
M. Hashimoto, J. Chen
Proactive Supply Noise Mitigation and Design Methodology for Robust VLSI Power Distribution (Invited)
Proceedings of China Semiconductor Technology International Conference (CSTIC)


March 2021

pdf
International Conference
J. Chen, M. Hashimoto
Proactive Supply Noise Mitigation with Low-Latency Minor Voltage Regulator and Lightweight Current Prediction
Proceedings of International Test Conference (ITC)


November 2020

pdf
International Conference
Y. Takai, Y. Ogasahara, M. Hashimoto, T. Onoye
Measurement of On-Chip I/O Power Supply Noise and Correlation Verification between Noise Magnitude and Delay Increase Due to SSO
Proceedings of IEEE Workshop on Signal Propagation on Interconnects (SPI)

19--20
May 2010

139.pdf
International Conference
T. Okumura, F. Minami, K. Shimazaki, K. Kuwada, M. Hashimoto
Gate Delay Estimation in STA under Dynamic Power Supply Noise
Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC)

775 -- 780
January 2010

132.pdf
International Conference
Y. Ogasahara, M. Hashimoto, T. Onoye
Dynamic Supply Noise Measurement Circuit Composed of Standard Cells Suitable for In-Site SoC Power Integrity Verification
Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC)

107--108
January 2008

97.pdf
International Conference
M. Takahashi, M. Hashimoto, H. Onodera
Crosstalk Noise Estimation for Generic RC Trees
Proceedings of International Conference on Computer Design (ICCD)

110-116
September 2001

58.pdf