## PAPER Special Section on VLSI Design and CAD Algorithms

# **Crosstalk Noise Estimation for Generic RC Trees**

## Masanori HASHIMOTO<sup>† a)</sup>, *Regular Member*, Masao TAKAHASHI<sup>†</sup>, *Nonmember*, *and* Hidetoshi ONODERA<sup>†</sup>, *Regular Member*

**SUMMARY** We propose an estimation method of crosstalk noise for generic RC trees. The proposed method derives an analytic waveform of crosstalk noise in a 2- $\pi$  equivalent circuit. The peak voltage is calculated from the closed-form expression. We also develop a transformation method from generic RC trees with branches into the 2- $\pi$  model circuit. The proposed method can hence estimate crosstalk noise for any RC trees. Our estimation method is evaluated in a 0.13  $\mu$ m technology. The peak noise of 11%. Our method transforms generic RC interconnects with branches into the 2- $\pi$  model with 14% error on average.

key words: crosstalk noise, capacitive coupling, noise estimation, signal integrity

## 1. Introduction

Crosstalk noise has become a critical problem in DSM LSI design. Recently, several crosstalk noise models are proposed. By solving telegraph equations, the analytical formula for peak noise is obtained [1], [2]. But these methods handle only fully-coupled interconnect structure, and can not be applied to general RC trees. In Refs. [3], [4], the aggressive wire and the victim wire are transformed into the L-type RC circuit, and the closed-form expressions of peak noise are obtained. However, the resistance of the interconnect is not well considered in this model. In DSM technology, the wire resistance is not negligible, and the coupling location becomes one of the important factor for crosstalk noise estimation. Reference [5] assumes that the input signal is a step function, which results in overestimation of noise voltage. Recently some estimation methods that can handle distributed RC network and saturated-ramp input signal are proposed [6], [7]. In Ref. [6], moment matching technique is utilized for deriving transfer functions. Moment matching technique requires high computational cost, and hence this method can not be used inside the optimization that needs to calculate crosstalk noise innumerably. Reference [8] reports that Ref. [7] overestimates crosstalk noise when the transition time of the aggressor is much larger than the victim net delay.

This paper proposes an estimation method of crosstalk noise for general RC trees. We develop a  $2-\pi$  noise model

with improved aggressor modeling. The 2- $\pi$  noise model is first proposed in Ref. [8]. This model can consider the location of coupling, the effect of distributed RC networks and the slew of input signal, which are not well characterized in previous models [1]–[7]. However, in Ref. [8], the voltage waveform of the aggressor wire at the coupling point is approximate as a saturated ramp waveform. But in reality, the waveform is close to the exponential function, which yields estimation errors of crosstalk noise. Also the derivation of the slew of the ramp signal is not discussed. Another issue arises in the transformation of general RC trees to the  $2-\pi$ noise model. Reference [8] neglects the resistive shielding effect of the branches, which causes the underestimation of crosstalk noise. In addition, not all types of RC trees are discussed in Ref. [8]. In the proposed method, the exponential waveform is adopted as the signal of the aggressors for accuracy improvement of crosstalk noise estimation. The Elmore-like derivation method of the aggressive waveform is devised. We develop a transformation method that can apply all types of RC trees to the  $2-\pi$  noise model considering the resistive shielding effect. Due to these advancements, the proposed method can estimate the crosstalk noise analytically for any RC trees. A preliminary evaluation results of the proposed method are reported in Ref. [9]. After Ref. [9], another closed-form noise expression of with an application technique to generic RC trees is reported in Ref. [10].

This paper is organized as follows. Section 2 explains the modeling of crosstalk noise. Section 3 shows the transformation method of generic RC trees. Section 4 demonstrates some experimental results. Finally, Sect. 5 concludes the discussion.

## 2. Crosstalk Noise Modeling of Two Partially-Coupled Interconnects

This section explains the crosstalk noise modeling. The interconnect structure that two interconnects are partially coupled in Fig. 1 is considered. The partially-coupled interconnects in Fig. 1 are modeled as an equivalent circuit shown in Fig. 2.  $R_{v1}$  is the effective driver resistance of the victim net. The node  $n_{v2}$  corresponds to the middle point of the coupling interconnects.  $R_{v2}$  is the resistance between the source and  $n_{v2}$ , and  $R_{v3}$  is the resistance between  $n_{v2}$  and the sink.  $C_c$  is the coupling capacitance between the victim and the aggressor. The capacitances  $C_{v1}$ ,  $C_{v2}$  and  $C_{v3}$  are represented as  $C_1/2$ ,  $(C_1 + C_2)/2$ , and  $C_2/2 + C_l$  respec-

Manuscript received March 13, 2003.

Manuscript revised June 13, 2003.

Final manuscript received July 17, 2003.

<sup>&</sup>lt;sup>†</sup>The authors are with the Department of Communications and Computer Enginnering, Kyoto University, Kyoto-shi, 606-8501 Japan.

a) E-mail: hasimoto@i.kyoto-u.ac.jp



Fig. 1 Two coupled interconnects.



Fig. 2 An equivalent circuit of two partially-coupled interconnects for crosstalk estimation.



Fig. 3 Model of aggressive wire.



tively, where  $C_1$  is the wire capacitance from the source to

 $n_{v2}$ ,  $C_2$  is the wire capacitance from  $n_{v2}$  to the sink, and  $C_l$  is the capacitance of the receiver. The parameters of the aggressive wire,  $R_{a1}$ ,  $R_{a2}$ ,  $R_{a3}$ ,  $C_{a1}$ ,  $C_{a2}$ ,  $C_{a3}$ , are determined similarly.

The proposed estimation method separates the victim net and the aggressive net into two equivalent circuits, as one of the approximate solutions; the victim is represented as the circuit of Fig. 4, and the aggressor is Fig. 3. Even without this approximation, we can obtain a closed-form waveform expressions, but the derived expression is prohibitively complicated and no intuitive information can be extracted. At the victim wire (Fig. 4), the aggressive wire is replaced as a voltage source. The model circuit of the victim interconnect in Fig. 4 becomes the same with the  $2-\pi$  noise model proposed in Ref. [8], The proposed method approximates the signal of the aggressors as not a saturated-ramp but an exponential function for improving accuracy. We derive the analytic waveform expressions for the aggressors and the victim.

#### 2.1 Aggressor Waveform

In the proposed crosstalk noise model, the voltage source of  $V_{agg}$  is assumed to be an exponential function.  $V_{agg}$  is expressed as follows.

$$V_{agg}(t) = V_{dd} \left( 1 - e^{-t/\tau_a} \right) \quad \text{(time domain)}, \quad (1)$$

$$V_{agg}(s) = \frac{V_{dd}}{(\tau_a s + 1)s} \qquad (s \text{ domain}). \tag{2}$$

Here, deriving the time constant  $\tau_a$ , that is to say, the time constant at node  $n_{a2}$  in Fig. 3, is explained. In Elmore delay model, the delay time between node  $n_{a1}$  and node  $n_{a2}$ ,  $D_{1\rightarrow 2}$ , is represented as follows [11].

$$D_{1\to 2} = R_{a1}(C_{a1} + C_{a2} + C_c + C_{a3}) + R_{a2}(C_{a2} + C_c + C_{a3}).$$
(3)

In lumped RC networks, RC product means the transition time that a signal changes from 0% to 63%. Therefore,  $D_{1\rightarrow 2}$  corresponds to the time constant at node  $n_{a2}$ , i.e.  $\tau_a$ .

$$\tau_a = R_{a1}(C_{a1} + C_{a2} + C_c + C_{a3}) + R_{a2}(C_{a2} + C_c + C_{a3}).$$
(4)

The relative inaccuracy of Eq. (4) increases as  $R_{a3}$  becomes large compared with  $R_{a1}$  and  $R_{a2}$ . This is because the capacitance  $C_{a3}$  is shielded by the resistance  $R_{a3}$ , and the effective capacitance of  $C_{a3}$  becomes small. In Ref. [12], a method to calculate an effective capacitance of RC networks is proposed. Using this method, the downstream network from node  $n_{a2}$  can be replaced by an effective capacitance  $C_{a3eff}$ . The effective capacitance  $C_{a3eff}$  is derived such that the amount of charge accumulated in  $C_{a3}$  and the amount of charge accumulated in  $C_{a3eff}$  become the same until a time T, where T is the Elmore delay time from node  $n_{a1}$  to node  $n_{a2}$ . The effective capacitance  $C_{a3eff}$  is given by

$$C_{a3eff} = C_{a3} \left( 1 - e^{-T/\tau_{dj}} \right),$$
 (5)

$$T = R_{a1}(C_{a1} + C_{a2} + C_c + C_{a3})$$

$$+ R_{a2}(C_{a2} + C_c + C_{a3}), (6)$$

$$\tau_{dj} = R_{a3}C_{a3}.\tag{7}$$

Eq. (4) then becomes as follows.

$$\tau_a = R_{a1}(C_{a1} + C_{a2} + C_c + C_{a3eff}) + R_{a2}(C_{a2} + C_c + C_{a3eff}).$$
(8)

#### 2.2 Analytic Waveform on Victim Interconnect

The analytic voltage waveform at the end of the victim net,

that is to say, the waveform of crosstalk noise is derived in the  $2-\pi$  victim wire model. In the circuit of Fig. 4,  $V_{noise}$  in s domain is represented as follows.

$$V_{noise}(s) = \frac{(R_{v1}R_{v2}C_{v1}s + R_{v1} + R_{v2})C_cs}{as^3 + bs^2 + ds + 1}V_{agg}(s),$$
(9)

where a, b, d are represented as follows.

$$a = R_{v1}R_{v2}R_{v3}C_{v1}(C_{v2} + C_c)C_{v3},$$
(10)

$$b = R_{v1}C_{v1}(R_{v2}(C_{v2} + C_c + C_{v3})$$
(11)

$$+R_{v3}C_{v3}) + R_{v3}C_{v3}(C_{v2} + C_c)(R_{v1} + R_{v2}),$$
  
$$d = R_{v1}(C_{v1} + C_{v2} + C_c + C_{v3})$$
(12)

$$+R_{v1}(C_{v1}+C_{v2}+C_{c}+C_{v3}) + R_{v3}C_{v3}.$$

Eq. (9) can be converted as follows.

$$V_{noise}(s) = \left(\frac{k_1}{s - s_1} + \frac{k_2}{s - s_2} + \frac{k_3}{s - s_3}\right) V_{agg}(s),$$
(13)

where the poles  $s_1, s_2$ , and  $s_3$  are the roots of  $as^3 + bs^2 + ds + 1 = 0$ . When the relationship of  $s_1 < s_2 \ll s_3$  is satisfied, the most dominant pole  $s_3$  is represented as 1/d. In this case, Eq. (13) can be approximated as follows.

$$V_{noise}(s) = \frac{(R_{v1} + R_{v2})C_c s}{\tau_v s + 1} V_{agg}(s),$$
(14)

where  $\tau_v = d$ . We will experimentally confirm that this dominant pole approximation is reasonable in Sect. 4. Using Eq. (2), Eq. (14) is converted as follows.

$$V_{noise}(s) = \frac{(R_{v1} + R_{v2})C_c V_{dd}}{(\tau_v s + 1)(\tau_a s + 1)}.$$
(15)

The equation of the noise voltage in time domain  $V_{noise}(t)$  is represented as follows.

$$V_{noise}(t) = \frac{(R_{v1} + R_{v2})C_c V_{dd}}{\tau_a - \tau_v} (e^{-\frac{t}{\tau_a}} - e^{-\frac{t}{\tau_v}}).$$
(16)

From the result of differentiating Eq. (16), the noise voltage becomes the peak voltage  $V_{peak}$  at the time  $t_{peak}$ .

$$V_{peak} = \frac{(R_{v1} + R_{v2})C_c V_{dd}}{\tau_v} \left(\frac{\tau_v}{\tau_a}\right)^{-\frac{\tau_a}{\tau_v - \tau_a}},$$
 (17)

$$=\frac{(R_{v1}+R_{v2})C_c V_{dd}}{\tau_a} \left(\frac{\tau_a}{\tau_v}\right)^{-\frac{\tau_v}{\tau_a-\tau_v}},\qquad(18)$$

$$t_{peak} = \frac{\tau_a \tau_v}{\tau_a - \tau_v} \log \frac{\tau_a}{\tau_v}.$$
(19)

#### 2.3 Driver Modeling

The proposed noise model replaces a driving CMOS gate as a resistance. The characterization of driving gates is explained. Replacing MOSFETs with resistors, a single-stage



gate can be modeled as a pull-up resistance  $R_p$ , a pull-down resistor  $R_n$ , and an intrinsic output capacitance  $C_p$  (Fig. 5).  $C_{out}$  is the load capacitance. The resistance  $R_p$  and  $R_n$  are represented as two values; the driving resistance of aggressors  $R_{Dp}$ ,  $R_{Dn}$ , and the holding resistance of victims  $R_{Hp}$ ,  $R_{Hn}$ .

First, the driving resistance  $R_{Dp}$  is discussed. The propagating delay  $t_{PD}$ , which is the time difference between an input trip point of  $0.5V_{DD}$  and output trip points of 0.37(falling,  $t_{PDf}$ ) and 0.63(rising,  $t_{PDr}$ ), is examined. Suppose the output signal changes low to high. The output voltage  $V_{out}$  is represented by

$$V_{out}(t) = V_{DD} \left( 1 - \exp^{-t/R_{Dp}(C_p + C_{out})} \right).$$
(20)

From the definition, the equation of  $V_{out}(t_{PDr}) = 0.63V_{DD}$  is satisfied. The delay time  $t_{PDr}$  is represented as  $R_{Dp}(C_{out}+C_p)$ . The pull-up resistance  $R_{Dp}$  is determined by evaluating  $t_{PDr}$  under two conditions of  $C_{out}$  with circuit simulator. The pull-down resistance  $R_{Dn}$  can be calculated similarly.

The holding resistance can be obtained by the operating condition analysis of circuit simulation. The resistance  $R_{Hp}$  and  $R_{Hn}$  is represented as the resistance characterized in the case that the output voltage is  $V_{DD}$  or  $V_{SS}$ .

## 3. Application to Generic RC Trees

In practical circuits, many of RC trees have multiple sinks and multiple aggressors. Multiple sinks means that the tree contains branches. This section discusses transformation methods from general RC trees into the  $2-\pi$  model circuits.

#### 3.1 Multiple Sinks

First, the transformation method from RC trees that contains branches into the 2- $\pi$  model circuit is discussed. The noise at the *i*-th sink  $S_i$  caused by the *j*-th aggressor is considered. In this case, the trees are separated into two cases; Fig. 6 and Fig. 7. In **Case 1** of Fig. 6, the path between the source SO and the sink  $S_i$  contains the node connected with the aggressor,  $n_{cc}$ . Conversely, in **Case 2** of Fig. 7, the node  $n_{cc}$  is not on the path between the source SO and the sink  $S_i$ . The node  $n_{cc}$  is included within the k-th branch  $B_k$ . Here branch tree  $B_i$  includes child branches. We first explain the method to apply RC trees of **Case 1** to the 2- $\pi$ victim model. Next, we discuss the translation method from



Fig. 6 An interconnect with branches (Case 1).



Fig. 7 An interconnect with branches (Case 2).

the trees of Case 2 to those of Case 1.

First, the method to build the 2- $\pi$  victim models (Fig. 4) from the trees of Case 1 is explained. We replace each branch with an effective capacitance. Reference [8] proposes a method that each branch is replaced with a capacitance whose amount is the total capacitance of the branch. This replacement, however, ignores the resistive shielding effect, which results in the underestimation of crosstalk noise. In our approach, we first calculate the admittance of each branch at the junction by traversing RC trees backward from the sink and replace each branch with a CRC  $\pi$  model [13]. We then compute the effective capacitance  $C_{Beff_k}$  of the k-th branch from the derived CRC  $\pi$  model using the method of Ref. [12].  $C_{Beff_k}$  is calculated such that the amount of the charge poured into the branch and the amount of the accumulated change in  $C_{Beff_k}$  become equal at a time T. The important parameter here is T, and our method utilizes the Elmore delay from  $n_{cc}$  to  $S_i$  as T. The effective capacitances  $C_{Beff\_k}$  are added into  $C_{v1}, C_{v2}$ , and  $C_{v3}$  in Fig. 4 in the following manner:

- When a branch  $B_k$  is between SO and  $n_{cc}$ , the resistance between SO and  $n_k$ ,  $R_{SO-n_k}$ , is represented as  $R_{SO-n_k} = \alpha \cdot R_{SO-n_{cc}}$ , where  $0 \le \alpha \le 1$ , and  $R_{SO-n_{cc}}$  is the resistance between SO and  $n_{cc}$ . The parameter  $\alpha$  is determined by the resistance ratio of  $R_{SO-n_k}$  and  $R_{SO-n_{cc}}$ . Then  $\alpha \cdot C_{Beff\_k}$  is added to  $C_{v2}$ , and  $(1 \alpha) \cdot C_{Beff\_k}$  is added to  $C_{v1}$ .
- When a branch  $B_k$  is between  $n_{cc}$  and  $S_i$ , the resistance between  $n_{cc}$  and  $S_i$ ,  $R_{n_{cc}-S_i}$ , is represented as  $R_{n_k-Si} = \beta \cdot R_{n_{cc}-S_i}$ , where  $0 \le \beta \le 1$  and  $R_{n_{cc}-S_i}$  is the resistance between  $n_{cc}$  and  $S_i$ .  $\beta$  is the resistance ratio of  $R_{n_k-Si}$  and  $R_{n_{cc}-S_i}$ . Then  $\beta \cdot C_{Beff\_k}$  is added to  $C_{v2}$ , and  $(1 \beta) \cdot C_{Beff\_k}$  is added to  $C_{v3}$ .

Next, the transformation method from Case 2 to Case 1 is explained. Reference [8] does not consider the trees of Case 2. We therefore devise a transformation method from the trees of Case 2 to the trees of Case 1. After this transformation, the method explained above is applied to RC trees. We first move the coupling capacitance from the node  $n_{cc}$  to the node  $n_k$  (Fig. 7). The capacitance between  $n_{cc}$  and  $n_k$  is added to  $C_{v2}$ . We calculate the effective capacitance of the downstream network from  $n_{cc}$ ,  $C_{Beff\_k}$ , in the similar way with Case 1. The effective capacitance  $C_{Beff\_k}$  is added to  $C_{v2}$ . The distance between  $n_{cc}$  and  $n_k$ is considered in the amount of  $C_{v2}$ . The appropriateness of this transformation is experimentally verified in Sect. 4.2.1.

Rigidly speaking, there is another type of RC trees; that is the RC tree of Fig. 7 that has branches between  $n_k$  and  $n_{cc}$ . However the branches between  $n_k$  and  $n_{cc}$  can be replaced with effective capacitances similarly. After that, the RC tree can be transformed by the procedure of **Case 2**. Using the transformation techniques explained in this section, generic RC trees can be transformed into the equivalent circuit in Fig. 2.

#### 3.2 Multiple Aggressors

We next discuss interconnects coupled with several interconnects, that is RC trees with multiple aggressors. In linear systems, a noise waveform on victim net is derived superposing of every noise waveform caused by each aggressor. The proposed method assumes crosstalk noise can be estimated by the superposition although CMOS circuits are non-liner systems. Sect. 4.2.2 experimentally demonstrates that this assumption of the superposition is reasonable.

## 4. Experimental Results

This section shows some experimental results. First the accuracy of the crosstalk noise model is demonstrated. Next we examine the transformation method of generic RC trees.

#### 4.1 Two Partially-Coupled Interconnects

The accuracy of the crosstalk noise model is discussed. We here estimate crosstalk noise of two partially-coupled interconnects shown in Fig. 1. First, we evaluate the peak voltage of the crosstalk noise. Next, some error sources of crosstalk noise estimation are discussed.

Crosstalk noise is evaluated under the following conditions. We assume local and intermediate interconnects in a 0.13  $\mu$ m technology. The supply voltage  $V_{dd}$  is 1.2 V. The electrical parameters of interconnects are evaluated by a 3D field solver. Table 1 lists the parameters of two fullycoupled interconnects. We use a 0.13  $\mu$ m CMOS standard cell library [14]. The pull-up and pull-down driving resistances of a standard inverter  $R_{Dp}$  and  $R_{Dn}$  are 3.4 k $\Omega$  and 1.1 k $\Omega$ . The hold resistances  $R_{Hp}$  and  $R_{Hn}$  are 1.7 k $\Omega$  and 430  $\Omega$ . The sizes of PMOS and NMOS in inverter cells are the same. Then resistances are different due to the mobility difference between PMOS and NMOS. We use 1×, 4× and 16× inverters for local interconnects and 4×, 16×

 Table 1
 Electrical parameter of interconnects.

	Local	Intermediate
Wire Resistance [ $\Omega/\mu$ m]	0.367	0.0846
Coupling Capacitance [fF/ $\mu$ m]	0.0606	0.0575
Grounded Capacitance [fF/µm]	0.0716	0.0960



Fig. 8 Peak noise estimation in model circuit of Fig. 2 by proposed method.

and  $64 \times$  for intermediate interconnects. So the driving resistance varies from  $17 \Omega$  to  $3.4 k\Omega$ . The hold resistance ranges from  $7 \Omega$  to  $1.7 k\Omega$ . The wire length is from  $50 \,\mu\text{m}$  to  $3.3 \,\text{mm}$ , and the coupling position and the coupling length are variously changed. The total number of noise evaluation is about 1,000.

#### 4.1.1 Peak Noise Estimation

We evaluate the peak noise voltage in the model circuit of Fig. 1 by circuit simulation, the conventional method [8] and the proposed method. In the conventional method [8], the signal from the aggressive wire  $V_{agg(t)}$  is represented as a saturated lump function.

$$V_{agg}(t) = \begin{cases} \frac{t}{t_r} \cdot V_{DD} & (0 \le t \le t_r), \\ V_{DD} & (t \ge t_r). \end{cases}$$
(21)

However the calculation method of  $t_r$  is not explained. In this experiment, the transition time  $t_r$  is calculated as  $\tau_a \times$ 1.7. The coefficient of 1.7 is determined such that the sum of the absolute error between the simulation results and the results estimated by Ref. [8] is minimized.

Figure 8 shows the estimation results by the proposed method. The horizontal axis represents the noise voltage estimated by circuit simulation and the vertical axis is that of the proposed method. The diagonal line indicates the ideal line with 0 error. The proposed method estimates the peak noise voltage accurately. The average estimation error is 4.7%. Figure 9 shows the results of the conventional method [8]. Compared with the proposed method, the estimation accuracy is not high. The average error is 15.8%. The estimation accuracy is improved by adopting an exponential function as the signal waveform from the aggres-



**Fig. 9** Peak noise estimation in model circuit of Fig. 2 by conventional method [8].



Fig. 10 An example of crosstalk noise waveform.

sor  $V_{agg}$ . Figure 10 shows an example of the waveforms of crosstalk noise evaluated by circuit simulation and the proposed method. The waveform of the crosstalk noise is precisely estimated by the proposed method.

The proposed method uses an effective capacitance in Eq. (8) for deriving the aggressor signal  $V_{agg}$ . We examine the efficacy of this method. The model circuit used for this experiment is Fig. 2. We evaluate the peak noise in the following circuits; the coupling length is 10% of the total length, and the length of the aggressive wire after coupling is 90%. This example is one of the most effective cases of  $C_{a3eff}$ , i.e.  $R_{v3}$  becomes relatively large compared with  $R_{v1}$  and  $R_{v2}$ . Figure 11 shows the estimation error of the peak noise by the proposed method using  $C_{a3eff}$  and the method using  $C_{a3}$ . We vary the length of the aggressive wire and the driver strength, and evaluated the peak noise voltage. When  $C_{a3}$  is used, the peak noise is underestimated, because the time constant of  $V_{aqq}$ ,  $\tau_a$ , is overestimated. On the other hand, the proposed method estimates the peak noise accurately. The maximum error is decreased from 24% to 10%.

Figure 12 shows the estimation error including the transformation of an actual two partially-coupled interconnects into Fig. 2, i.e. the replacement of CMOS gates with resistors and mapping distributed RC interconnects into the



Fig. 11 Accuracy comparison of peak noise estimation with and without effective capacitance method in aggressor waveform derivation.



Fig. 12 Peak noise estimation for interconnects driven by CMOS inverters.

 $2-\pi$  noise model. The horizontal axis represents the results of circuit simulation with CMOS gates and detailsegmented RC network. The average estimation error is 11%. We analyze this estimation error in the following section.

## 4.1.2 Examination of Error Sources

We examine the error sources of the proposed crosstalk noise model. We take up the following three steps that may cause estimation error.

- **Step 1:** Replacing a CMOS gate as a resistance and a voltage source.
- **Step 2:** Transforming two partially-coupled interconnects into the model circuit of Fig. 2.
- **Step 3:** Approximations used in deriving the analytic waveform of Eq. (16) from the model circuit of Fig. 2.

The appropriateness of the above three steps is experimentally verified in peak noise estimation. The average errors caused by each step are evaluated from the following circuit simulation results; two partially-coupled interconnects driven by CMOS inverters, interconnects driven by resistances, and Fig. 2. Table 2 shows the results. The average error of Step 1 is larger than the errors of Step 2 and 3, and

 Table 2
 Average error of each approximation step in peak noise estimation.



**Fig. 13** Relationship between wire length and driver resistance, where the driver resistance is decided such that the peak noise can be estimated within 1% error.

Step 1 is a dominant error source in the proposed method.

We further examine the error of Step 1. The pull-up resistance of a standard CMOS inverter is estimated such that the peak noise voltage evaluated by circuit simulation with CMOS inverter becomes equal with the noise evaluated with a resistance. Fully-coupled interconnects are assumed. Figure 13 shows that the value of resistance varies as the total wire length changes. The vertical axis represents the resistance that keeps the error of Step 1 within  $\pm 1\%$ . The horizontal line labeled "Proposed Method" is the resistance estimated by the method of Sect. 2.3. Figure 13 means that the optimal resistance value for noise estimation depends on interconnect structure. The resistance value calculated by the proposed method is around the middle of the variation range. As long as the driver resistance is calculated independent of the output interconnect structure, the proposed method is apposite. If more accurate noise estimation is required, the driver resistance needs to be determined considering the output interconnect structure.

In the above examination of error sources, Step 3 includes three error factors; (1) dividing the model circuit of Fig. 2 into the aggressor part of Fig. 3 and the victim part of Fig. 4, (2) the aggressor waveform derivation explained in Sect. 2.1, and (3) the dominant pole approximation used between Eqs. (13) and (14). Here, we experimentally confirm the appropriateness of the dominant pole approximation solely. We calculate the poles of  $s_1$ ,  $s_2$  and  $s_3$  exactly and check the minimum ratio of  $s_3$  and  $s_2$  under various conditions. The experimental conditions are similar to other experiments. The drivers are  $1\times$ ,  $4\times$ ,  $16\times$  and  $64\times$ , and interconnect length is from 50  $\mu$ m to 3.3 mm. The assumed interconnects are local and intermediate interconnects. The total number of configurations is over 400. In our experiments,  $s_3$  is at least 18 times as large as  $s_2$ , which reveals that the dominant pole approximation is reasonable. The the maximum error of the approximated pole value  $s_3$  is 9% and the average error is 4%.



Fig. 14 Interconnect structure with branches used for experiment.

## 4.2 Generic RC Trees

In this section, we show the estimation results of crosstalk noise in generic RC trees. First, we discuss RC trees contain branches. Next, the circuits with some aggressors are discussed.

### 4.2.1 Multiple Sinks

We first evaluate the peak noise in the interconnect structure of Fig. 14. The victim net has two branches. The lengths of branches are varied from 0.3 to 3 mm. The lengths of the victim and aggressive nets vary 0.3–3 mm. The coupling position and the positions of the branch junctions are variously changed. The total number of the evaluated interconnect structures is about 6,500. In order to verify the effectiveness of replacing a branch with an effective capacitance  $C_{Beff\_k}$ , we evaluate the peak noise in the following three circuits by circuit simulation.

- Each branch is expressed as a detail-segmented RC ladder.
- Each branch is replaced with a capacitance whose amount is the total capacitance of the branch (Ref. [8]).
- Each branch is replaced with the effective capacitance  $C_{Beff\_k}$  (Proposed Method).

The results are shown in Figs. 15 and 16. In the conventional method of Fig. 15, the noise voltage is underestimated, and the average estimation error is 21%. On the other hand, this underestimation is improved in the proposed method. The average error is reduced to 13%. Replacing a branch with an effective capacitance improves the estimation accuracy. We next compare the peak noise evaluated by the proposed model and the circuit simulation result (Fig. 17). The average estimation error is 14%, and the amount of error is comparable with the other errors discussed in Sect. 4.1.2.

We next evaluate the peak noise in the interconnect structure of Case 2 (Fig. 7), i.e. the aggressor exists inside a branch. The circuit of Fig. 18 is used for the experiment. We vary the distance x, and evaluate the peak noise by circuit simulation and the proposed method. Figure 19 shows the estimation results. The proposed method indicates the same tendency of the saturation.



Fig. 15 Estimation error caused by replacing branches with total capacitance (conventional method).



**Fig. 16** Estimation error caused by replacing branches with effective capacitance (proposed method).



Fig. 17 Accuracy of peak noise estimation using proposed closed-form expression and tree transformation technique.

#### 4.2.2 Multiple Aggressors

We estimate peak voltage of crosstalk noise caused by two aggressors. Using three partially-coupled interconnects driven by CMOS inverters, we demonstrate that a peak noise



Fig. 18 Interconnect structure used for experiment.



Fig. 19 Peak noise estimation in circuit of Fig. 18.



Fig. 20 Noise estimation by superposition in non-linear CMOS circuits.

by two aggressors can be estimated superposing of every peak noise by each aggressor. We compare two peak noise values; the peak noise estimated by simulating the circuit with two aggressors that make transitions in the same direction simultaneously, and the peak noise derived from the superposition of each noise evaluated by circuit simulation. We vary wire length, coupling position and transient timing of two aggressors. The total number of estimation is about 3,500. The results are shown in Fig. 20. The estimation average error is 1.5%. We can see that the peak noise can be estimated by superposition though CMOS circuits are not ideal linear systems.

Finally peak noise is estimated by the superposition using the proposed crosstalk noise model. The evaluated in-



Fig. 21 Estimation of peak noise when there are two aggressors.

terconnect structures are the same with those in the above experiment. Figure 21 shows the estimation results of the peak noise by two aggressors. The horizontal axis represents the values estimated by circuit simulation using three partially-coupled interconnects driven by CMOS inverters, and the vertical axis is the values estimated by the proposed method. The average error of peak noise estimation is 18%. The proposed method can estimate crosstalk noise for any types of RC network.

#### 4.3 Brief Discussion on Computational Cost

We here discuss the computational cost briefly. The current state-of-the-art macromodeling PRIMA [15] requires matrix calculations such as multiplication and inversion, although the accuracy is high as long as the number of poles is sufficiently chosen. This technique is used for final verification that requires high accuracy when huge amount of computation is allowable [16]. In Ref. [16], it takes eleven hours to analyze the circuit whose net count is 46 k. Therefore this macromodeling technique is almost impossible to apply optimization techniques in physical design that requires a lot of iterative noise calculation, such as buffer insertion [17] and transistor sizing [18]. On the other hand, our method needs small amount of computation such as Elmore delay calculation and admittance calculation. Moreover our method requires only one tree traversal from source to sink and one backward traversal from sink to source in order to transform RC trees into Fig. 2. This means that the complexity of our method is O(n), where n is the number of nodes in two partially-coupled interconnects. This computational complexity is suitable for optimization techniques in physical design. Thanks to the low complexity of our method, Ref. [18] can perform transistor sizing for crosstalk noise reduction. The required CPU time for 13k cell circuit is only 600 seconds [18].

#### 5. Conclusion

This paper proposes an estimation method of crosstalk noise

for both peak voltage and crosstalk induced delay. We develop a  $2-\pi$  noise model for accuracy improvement. The transformation method from any types of RC trees to  $2-\pi$  model is devised. We verified the accuracy of the proposed method in a 0.13  $\mu$ m technology. The average error of estimating the peak noise of two partially-coupled interconnects is 11%. We analyze the error sources of noise estimation, and conclude that further accuracy improvement is difficult as long as the driver resistance is decided independent of the output interconnect structure. We also verify that any types of RC trees can be transformed into the  $2-\pi$  noise model with the average error of 14%. The proposed method handles interconnect resistance well, which is suitable for DSM LSI design.

## Acknowledgement

This work is supported in part by the 21st Century COE Program (Grand No. 14213201).

#### References

- T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's," IEEE Trans. Electron Devices, vol.40, no.1, pp.118–124, Jan. 1993.
- [2] H. Kawaguchi and T. Sakurai, "Delay and noise formulas for capacitively coupled distributed RC lines," Proc. ASP-DAC, pp.35–43, 1998.
- [3] A. Vittal and M. Marek-Sadowska, "Crosstalk reduction for VLSI," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.16, no.3, pp.290–298, March 1997.
- [4] A. Rubio, N. Itazaki, X. Zu, and K. Kinoshita, "An approach to the analysis and detection of crosstalk faults in digital VLSI circuits," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.13, no.3, pp.387–394, March 1994.
- [5] A. Devgan, "Efficient coupled noise estimation for on-chip interconnects," Proc. ICCAD, pp.147–151, 1997.
- [6] B.N. Sheehan, "Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments," Proc. DAC, pp.532–535, 2000.
- [7] A. Vittal, L. Chen, M. Marek-Sadowska, K.-P. Wang, and S. Yang, "Crosstalk in VLSI interconnections," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.18, no.12, pp.1817–1824, 1999.
- [8] J. Cong, D.Z. Pan, and P.V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," Proc. ASP-DAC, pp.373–378, 2001.
- [9] M. Takahashi, M. Hashimoto, and H. Onodera, "Crosstalk noise estimation for generic RC trees," Proc. ICCD, pp.110–116, 2001.
- [10] L. Ding, D. Blaauw, and P. Mazumder, "Efficient crosstalk noise modeling using aggressor and tree reduction," Proc. ICCAD, pp.595–600, 2002.
- [11] H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley Publising, 1990.
- [12] C.V. Kashyap, C.J. Alpert, and A. Devgan, "An effective capacitance based delay metric for RC interconnect," Proc. ICCAD, pp.229–234, 2000.
- [13] P.R. O'Brien and T.L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," Proc. ICCAD, pp.512–515, 1989.
- [14] M. Hashimoto, K. Fujimori, and H. Onodera, "Standard cell libraries with various driving strength cells for 0.13, 0.18 and 0.35 μm technologies," Proc. ASP-DAC, pp.589–590, 2003.
- [15] A. Odabasioglu, M. Celik, and L.T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans.

Comput.-Aided Des. Integr. Circuits Syst., vol.17, no.8, pp.645-654, Aug. 1998.

- [16] R. Levy, D. Blaauw, G. Braca, A. Dasgupta, A. Grinshpon, C. Oh, B. Orshav, S. Sirichotiyakul, and V. Zolotov, "ClariNet: A noise analysis tool for deep submicron design," Proc. DAC, pp.233–238, 2000.
- [17] C.J. Alpert, A. Devgan, and S.T. Quay, "Buffer insertion for noise and delay optimization," Proc. DAC, pp.362–367, 1998.
- [18] M. Hashimoto, M. Takahashi, and H. Onodera, "Crosstalk noise optimization by post-layout transistor sizing," Proc. ISPD, pp.126– 130, 2002.



Masanori Hashimoto received the B.E., M.E. and Ph.D. degrees in Communications and Computer Engineering from Kyoto University, Kyoto, Japan, in 1997, 1999, and 2001, respectively. Since 2001, he has been an Instructor in Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University. His research interest includes computer-aided-design for digital integrated circuits, and high-speed circuit design. He is a member of IEEE and IPSJ.



**Masao Takahashi** received the B.E. degree in electronic engineering and the master degree in communication and computer engineering from Kyoto University, Kyoto, Japan, in 2000 and 2002 respectively. Since 2002, he has been with Matsushita Electric Industrial Co., Ltd.



**Hidetoshi Onodera** received the B.E., and M.E., and Dr. Eng. degrees in Electronic Engineering from Kyoto University, Kyoto, Japan, in 1978, 1980, 1984, respectively. Since 1983 he has been an Instructor (1983–1991), an Associate Professor (1992–1998), a Professor (1999–) in the Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University. His research interests include computer-aided-design for integrated circuits, and analog and mixed analog-

digital circuits design. He is a member of the Information Processing Society of Japan, and IEEE.