この検索内の頻出タグ: ff^:4 sram^:4 error^:3 rate^:3 soft^:3 bulk^:2 chip-level^:2 circuit^:2 combinational^:2 neutron-induced^:2 0.5^:1 1.0v^:1 analyzing^:1 characterizing^:1 cmos^:1 contribution^:1 contributions^:1 fd-soi^:1 impacts^:1 invited^:1 measurement^:1 processor^:1 rates^:1 reliability^:1 scaling^:1 simulation^:1 soft-error^:1 technology^:1 their^:1 trend^:1

4 件の該当がありました． : このページのURL : HTML

論文誌

[1] M. Hashimoto, K. Kobayashi, J. Furuta, S. Abe, and Y. Watanabe, "Characterizing SRAM and FF Soft Error Rates with Measurement and Simulation (Invited)," Integration, the VLSI Journal, volume 69, pages 161--179, November 2019. [pdf]

[2] W. Liao and M. Hashimoto, "Analyzing Impacts of SRAM, FF and Combinational Circuit on Chip-Level Neutron-Induced Soft Error Rate," IEICE Trans. on Electronics, volume E102-C, number 4, pages 296--302, April 2019. [pdf]

国際会議

[1] W. Liao, S. Hirokawa, R. Harada, and M. Hashimoto, "Contributions of SRAM, FF and Combinational Circuit to Chip-Level Neutron-Induced Soft Error Rate -- Bulk vs. FD-SOI at 0.5 and 1.0V --," Proceedings of International NEWCAS Conference, pages 33-37, June 2017. [pdf]

[2] T. Uemura, T. Kato, H. Matsuyama, and M. Hashimoto, "Scaling Trend of SRAM and FF of Soft-Error Rate and Their Contribution to Processor Reliability on Bulk CMOS Technology," IEEE Nuclear and Space Radiation Effects Conference (NSREC), July 2013.