この検索内の頻出タグ: processor^:3 0.5v^:1 16-bit^:1 4.18pj/cycle^:1 ace^:1 analysis^:1 bit^:1 bulk^:1 cmos^:1 contribution^:1 estimation^:1 ff^:1 operation^:1 rate^:1 reliability^:1 risc^:1 scaling^:1 ser^:1 soft-error^:1 sram^:1 technology^:1 their^:1 trend^:1

3 件の該当がありました． : このページのURL : HTML

国際会議

[1] T. Hsu, D. Yang, W. Liao, M. Itoh, M. Hashimoto, , and J. Liou, "Processor SER Estimation with ACE Bit Analysis," Proceedings of European Conference on Radiation and Its Effects on Components and Systems (RADECS), September 2021.

[2] T. Uemura, T. Kato, H. Matsuyama, and M. Hashimoto, "Scaling Trend of SRAM and FF of Soft-Error Rate and Their Contribution to Processor Reliability on Bulk CMOS Technology," IEEE Nuclear and Space Radiation Effects Conference (NSREC), July 2013.

[3] D. Kuroda, H. Fuketa, M. Hashimoto, and T. Onoye, "A 16-Bit RISC Processor with 4.18pJ/cycle at 0.5V Operation," Proceedings of IEEE COOL Chips, page 190, April 2010. [145.pdf]