Search: 簡易 | 詳細 || Language: 英語 | 日本語 || ログイン |

この検索内の頻出タグ: chip-level:2 circuit:2 combinational:2 error:2 ff:2 neutron-induced:2 rate:2 soft:2 sram:2 0.5:1 1.0v:1 analyzing:1 bulk:1 contributions:1 fd-soi:1 impacts:1 vs.:1

2 件の該当がありました． : このページのURL : HTML


論文誌
[1] W. Liao and M. Hashimoto, "Analyzing Impacts of SRAM, FF and Combinational Circuit on Chip-Level Neutron-Induced Soft Error Rate," IEICE Trans. on Electronics, volume E102-C, number 4, pages 296--302, April 2019. [pdf]
国際会議
[1] W. Liao, S. Hirokawa, R. Harada, and M. Hashimoto, "Contributions of SRAM, FF and Combinational Circuit to Chip-Level Neutron-Induced Soft Error Rate -- Bulk vs. FD-SOI at 0.5 and 1.0V --," Proceedings of International NEWCAS Conference, pages 33-37, June 2017. [pdf]