この検索内の頻出タグ: modeling^:6 toward^:4 3d^:2 design^:2 extraction^:2 inductance^:2 interconnect^:2 resistance^:2 si-substrate^:2 soc^:2 substrate-aware^{:2 :1} accuracy^:1 analysis^:1 cmos^:1 containing^:1 cubic-millimeters^:1 delay^:1 effect^:1 enhancement^:1 grid-based^:1 highly^:1 improving^:1 instant^:1 inverter^:1 invited^:1 method^:1 nanometer^:1 nodes^:1 numerous^:1

6 件の該当がありました． : このページのURL : HTML

論文誌

[1] Z. Huang, A. Kurokawa, M. Hashimoto, T. Sato, M. Jiang, and Y. Inoue, "Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 29, number 2, pages 250--260, February 2010. [134.pdf]

[2] T. Kanamoto, T. Ikeda, A. Tsuchiya, H. Onodera, and M. Hashimoto, "Si-Substrate Modeling Toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design," IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, volume E89-A, number 12, pages 3560-3568, December 2006. [3.pdf]

国際会議

[1] M. Harimaya, R. Shirai, and M. Hashimoto, "Toward Instant 3D Modeling: Highly Parallelizable Shape Reproduction Method for Soft Object Containing Numerous Tiny Position Trackers," Proceedings of International Conference on Intelligent User Interfaces (IUI), March 2023. [pdf]

[2] M. Hashimoto, R. Shirai, Y. Itoh, and T. Hirose, "Toward Real-Time 3D Modeling System with Cubic-Millimeters Wireless Sensor Nodes (Invited)," Proceedings of IEEE International Conference on ASIC, pages 1087--1091, October 2017. [pdf]

[3] S. Ninomiya and M. Hashimoto, "Enhancement of Grid-Based Spatially-Correlated Variability Modeling for Improving SSTA Accuracy," Proceedings of IEEE International SOC Conference (SOCC), pages 337--340, September 2009. [141.pdf]

[4] T. Kanamoto, T. Ikeda, A. Tsuchiya, H. Onodera, and M. Hashimoto, "Si-Substrate Modeling Toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design," In Proceedings of IEEE Wrokshop on Signal Propagation on Interconnects (SPI), pages 227-230, May 2006. [65.pdf]