この検索内の頻出タグ: mode^:4 analysis^:2 chip^:1 cmos^:1 considering^:1 current^:1 design^:1 detection^:1 dividers^:1 during^:1 fault^:1 giving^:1 gpus^:1 interdependency^:1 irradiation^:1 load^:1 logic^:1 mitigation^:1 model^:1 multi-core^:1 nbti^:1 network-based^:1 neural^:1 neutron^:1 object^:1 operation^:1 optimization^:1 pdn^:1 random^:1 scan-in^:1

4 件の該当がありました． : このページのURL : HTML

論文誌

[1] J. Chen, H. Kando, T. Kanamoto, C. Zhuo, and M. Hashimoto, "A Multi-Core Chip Load Model for PDN Analysis Considering Voltage-Current-Timing Interdependency and Operation Mode Transitions," IEEE Transactions on Components, Packaging and Manufacturing Technology, volume 9, number 9, pages 1669--1679, September 2019. [pdf]

国際会議

[1] Y. Zhang, K. Ito, H. Itsuji, T. Uezono, T. Toba, and M. Hashimoto, "Fault Mode Analysis of Neural Network-Based Object Detection on GPUs with Neutron Irradiation Test," Proceedings of European Conference on Radiation and Its Effects on Components and Systems (RADECS), October 2020.

[2] T. Kameda, H. Konoura, Y. Mitsuyama, M. Hashimoto, and T. Onoye, "NBTI Mitigation by Giving Random Scan-In Vectors During Standby Mode," Proceedings of International Workshop on Power And Timing Modeling, Optimization and Simulation (PATMOS), pages 152--161, September 2011.

[3] A. Shinmyo, M. Hashimoto, and H. Onodera, "Design and Optimization of CMOS Current Mode Logic Dividers," In IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pages 434-435, August 2004. [55.pdf]