この検索内の頻出タグ: optimization^:4 cmos^:2 delay^:2 logic^:2 timing^:2 cell-based^:1 circuits^:1 combinational^:1 components^:1 current^:1 design^:1 dividers^:1 input^:1 method^:1 mode^:1 power^:1 reordering^:1 sequential^:1 synchronization^:1 synchronizing^:1 units^:1 virtual^:1 virtualsync^:1 virtualsync+^:1 waves^:1

4 件の該当がありました． : このページのURL : HTML

論文誌

[1] G. L. Zhang, B. Li, X. Huang, X. Yin, C. Zhuo, M. Hashimoto, and U. Schlichtmann, "Virtualsync+: Timing Optimization with Virtual Synchronization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 41, number 12, pages 5526-5540, December 2022. [pdf]

[2] M. Hashimoto, H. Onodera, and K. Tamaru, "A Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits," IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, volume E82-A, number 1, pages 159-166, January 1999. [19.pdf]

国際会議

[1] L. Zhang, B. Li, and M. Hashimoto. U. Schlichtmann, "VirtualSync: Timing Optimization by Synchronizing Logic Waves with Sequential and Combinational Components as Delay Units," Proceedings of Design Automation Conference (DAC), June 2018. [pdf]

[2] A. Shinmyo, M. Hashimoto, and H. Onodera, "Design and Optimization of CMOS Current Mode Logic Dividers," In IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pages 434-435, August 2004. [55.pdf]