Search: Simple | Advanced || Language: English | Japanese || Login |

1 publications are found. : URL for this page. : HTML


Author (author) Title (title) Journal/Conference Volume / Number Pages (pages) Published date Impact factor / Acceptance File
Academic Journal
M. Hashimoto, H. Onodera, K. Tamaru
A Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E82-A(1)
159-166
January 1999

19.pdf