この検索内の頻出タグ: ai^:3 architecture^:2 soc^:2 65-nm^:1 accurately^:1 applications^:1 be^:1 black-box/white-box^:1 can^:1 case^:1 cases?^:1 cmos^:1 cnn-based^:1 design^:1 edge^:1 error^:1 estimated^:1 exploration^:1 extension^:1 first^:1 fpga^:1 how^:1 impact^:1 implementation^:1 method^:1 platform^:1 soft^:1 space^:1 study^:1 via-switch^:1

3 件の該当がありました． : このページのURL : HTML

国際会議

[1] Q. Cheng, Q. Li, L. Lin, W. Liao, L. Dai, H. Yu, and M. Hashimoto, "How Accurately Can Soft Error Impact Be Estimated in Black-Box/White-Box Cases? -- a Case Study with an Edge AI SoC --," Proceedings of Design Automation Conference (DAC), 採録済.

[2] M. Hashimoto, X. Bai, N. Banno, M. Tada, T. Sakamoto, J. Yu, R. Doi, Y. Araki, H. Onodera, T. Imagawa, H. Ochi, K. Wakabayashi, Y. Mitsuyama, and T. Sugibayashi, "Via-Switch FPGA: 65nm CMOS Implementation and Architecture Extension for AI Applications," Technical Digest of International Solid-State Circuits Conference (ISSCC), pages 502--503, February 2020. [pdf]

[3] S. Sombatsiri, J. Yu, M. Hashimoto, and Y. Takeuchi, "A Design Space Exploration Method of SoC Architecture for CNN-based AI Platform," Proceedings of Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI), October 2019.