この検索内の頻出タグ: noise^:3 supply^:3 analysis^:2 considering^:2 power^:2 statistical^:2 timing^:2 average^:1 clock^:1 correlated^:1 delay^:1 dependence^:1 drop^:1 due^:1 dynamic^:1 full-chip^:1 jitter^:1 measurement^:1 model^:1 on-chip^:1 process^:1 simulation^:1 skew^:1 spatially^:1 temporally^:1 validation^:1 variation^:1 voltage^:1

12 件の該当がありました． : このページのURL : HTML

@article{id320,
         title = {Power Distribution Network Optimization for Timing Improvement with Statistical Noise Model and Timing Analysis},
        author = {T. Enami and T. Sato and M. Hashimoto},
       journal = {IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences},
        volume = {E95-A},
        number = {12},
         pages = {2261--2271},
         month = {12},
          year = {2012},
}

@article{id277,
         title = {Statistical Timing Analysis Considering Clock Jitter  and Skew due to Power Supply Noise and Process  Variation},
        author = {T. Enami and K. Shinkai and S. Ninomiya and S. Abe and M. Hashimoto},
       journal = {IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences},
        volume = {E93-A},
        number = {12},
         pages = {2399--2408},
         month = {12},
          year = {2010},
}

@article{id228,
         title = {Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise},
        author = {T. Enami and S. Ninomiya and M. Hashimoto},
       journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
        volume = {28},
        number = {4},
         pages = {541 - 553},
         month = {4},
          year = {2009},
}

@article{id180,
         title = {Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop with On-chip Delay Measurement},
        author = {Y. Ogasahara and T. Enami and M. Hashimoto and T. Sato and T. Onoye},
       journal = {IEEE Transactions on Circuits and Systems II},
        volume = {54},
        number = {10},
         pages = {868--872},
         month = {10},
          year = {2007},
}

@article{id264,
         title = {Statistical Timing Analysis Considering Clock Jitter and Skew due to Power Supply Noise and Process Variation},
        author = {T. Enami and K. Shinkai and S. Ninomiya and S. Abe and M. Hashimoto},
       journal = {ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)},
         pages = {41--46},
         month = {3},
          year = {2010},
}

@article{id216,
         title = {Decoupling Capacitance Allocation for Timing with Statistical Noise Model and Timing Analysis},
        author = {T. Enami and M. Hashimoto and T. Sato},
       journal = {Proceedings of ACM/IEEE International Conference on Computer-Aided Design (ICCAD)},
         pages = {420--425},
         month = {11},
          year = {2008},
}

@article{id197,
         title = {Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise},
        author = {T. Enami and S. Ninomiya and M. Hashimoto},
       journal = {Proceedings of ACM International Symposium on Physical Design (ISPD)},
         pages = {160-167},
         month = {4},
          year = {2008},
}

@inproceedings{id33,
         title = {Measurement results of delay degradation due to power supply noise well correlated with full-chip simulation},
        author = {Y. Ogasahara and T. Enami and M. Hashimoto and T. Sato and T. Onoye},
     booktitle = {Proceedings of IEEE Custom Integrated Circuits Conference (CICC),},
         pages = {861-864},
         month = {9},
          year = {2006},
}

@inproceedings{id94,
         title = {主成分分析による電源電圧変動の統計的モデル化手法},
        author = {榎並孝司、橋本昌宜、尾上孝雄},
     booktitle = {情報処理学会DAシンポジウム},
         pages = {205-210},
         month = {7},
          year = {2006},
}

@inproceedings{id90,
         title = {電源ノイズによる遅延変動の測定とフルチップシミュレーションによる遅延変動の再現},
        author = {小笠原泰弘 and 榎並孝司 and 橋本昌宜 and 佐藤高史、尾上孝雄},
     booktitle = {電子情報通信学会 集積回路研究会,},
        number = {ICD2006-174},
         month = {1},
          year = {2007},
}

@inproceedings{id92,
         title = {ナノメートル世代のVLSIタイミング設計技術の研究},
        author = {小笠原泰弘 and 新開健一 and 榎並孝司 and 阿部慎也 and 二宮進有 and 橋本昌宜},
     booktitle = {第10回システムLSIワークショップ},
         pages = {195-198},
         month = {11},
          year = {2006},
}

@inproceedings{id99,
         title = {電源ノイズ解析のための回路動作部表現法の評価},
        author = {榎並孝司 and 橋本昌宜 and 尾上孝雄},
     booktitle = {2006年電子情報通信学会総合大会講演論文集},
        number = {A-3-15},
         month = {3},
          year = {2006},
}