Search: 簡易 | 詳細 || Language: 英語 | 日本語 || ログイン |

1 件の該当がありました. : このページのURL : HTML


論文誌
[1] Y. Ogasahara, T. Enami, M. Hashimoto, T. Sato, and T. Onoye, "Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop with On-Chip Delay Measurement," IEEE Transactions on Circuits and Systems II, volume 54, number 10, pages 868--872, October 2007. [94.pdf]