この検索内の頻出タグ: digital^:4 cmos^:2 comparison^:2 performance^:2 process^:2 22nm^:1 8t^:1 analog^:1 area-efficient^:1 bitcell^:1 circuits^:1 clock^:1 compute-in-memory^:1 compute-sram^:1 crossbar-based^:1 design^:1 era^:1 fpga-based^:1 generation^:1 invited^:1 lc^:1 low-power^:1 macros^:1 memristor^:1 nanometer^:1 networks^:1 neural^:1 oscillator^:1 plls^:1 reliability^:1

4 件の該当がありました． : このページのURL : HTML

論文誌

[1] M. Lou, J. Wang, H. Li, Z. Yang, Q. Cheng, J. Li, M. Hashimoto, and L. Lin, "Area-Efficient and Low-Power 8T Compute-SRAM Bitcell Design for Digital Compute-In-Memory Macros in 22nm CMOS," IEEE Transactions on Circuits and Systems II, 採録済.

[2] B. Li, M. Hashimoto, and U. Schlichtmann, "From Process Variations to Reliability: a Survey of Timing of Digital Circuits in the Nanometer Era (Invited)," IPSJ Transactions on System LSI Design Methodology, volume 11, pages 2--15, February 2018.

国際会議

[1] C. Kawano and M. Hashimoto, "Performance Comparison of Memristor Crossbar-Based Analog and Fpga-Based Digital Weight-Memory-Less Neural Networks," Proceedings of IEEE International Conference on Rebooting Computing (ICRC), December 2023. [pdf]

[2] T. Miyazaki, M. Hashimoto, and H. Onodera, "A Performance Comparison of PLLs for Clock Generation Using Ring Oscillator VCO and LC Oscillator in a Digital CMOS Process," In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pages 545-546, January 2004. [36.pdf]