Search: 簡易 | 詳細 || Language: 英語 | 日本語 || ログイン |

この検索内の頻出タグ: analysis:2 latency:2 clock:1 considering:1 current:1 dft:1 function-less:1 interdependency:1 load:1 model:1 music:1 noise:1 off-chip:1 on-chip:1 pdn:1 profile:1 real-time:1 reduced:1 supply:1 voltage:1 window:1

2 件の該当がありました． : このページのURL : HTML


国際会議
[1] Cai Biesinger, Hiromitsu Awano, and Masanori Hashimoto, "Window Function-Less DFT with Reduced Noise and Latency for Real-Time Music Analysis," Proceedings of European Signal Processing Conference (EUSIPCO), 採録済.
[2] J. Chen, T. Kanamoto, H. Kando, and M. Hashimoto, "An On-Chip Load Model for Off-Chip PDN Analysis Considering Interdependency between Supply Voltage, Current Profile and Clock Latency," Proceedings of IEEE Workshop on Signal and Power Integrity (SPI), May 2018. [pdf]