Search: 簡易 | 詳細 || Language: 英語 | 日本語 || ログイン |

1 件の該当がありました. : このページのURL : HTML


国際会議
[1] J. Chen, T. Kanamoto, H. Kando, and M. Hashimoto, "An On-Chip Load Model for Off-Chip PDN Analysis Considering Interdependency between Supply Voltage, Current Profile and Clock Latency," Proceedings of IEEE Workshop on Signal and Power Integrity (SPI), May 2018. [pdf]