この検索内の頻出タグ: pll^:3 clock^:2 generation^:2 lc^:2 oscillator^:2 performance^:2 plls^:2 prediction^:2 ring^:2 88.5^:1 compensation^:1 dbc^:1 detector^:1 fsrms^:1 integrated^:1 jitter^:1 mmw^:1 phase/frequency^:1 reference^:1 ripple^:1 spur^:1 utilizing^:1 ‒76.2^:1

3 件の該当がありました． : このページのURL : HTML

論文誌

[1] W. Jin, Q. Cheng, Y. Liang, and M. Hashimoto, "An 88.5 fsrms Integrated Jitter and ‒76.2 dBc Reference Spur mmW PLL Utilizing a Ripple Compensation Phase/Frequency Detector," IEEE Transactions on Circuits and Systems I: Regular Papers, 採録済. [pdf]

[2] T. Miyazaki, M. Hashimoto, and H. Onodera, "A Performance Prediction of Clock Generation PLLs: a Ring Oscillator Based PLL and an LC Oscillator Based PLL," IEICE Trans. on Electronics, volume E88-C, number 3, pages 437-444, March 2005. [89.pdf]

国際会議

[1] T. Miyazaki, M. Hashimoto, and H. Onodera, "A Performance Prediction of Clock Generation PLLs: a Ring Oscillator Based PLL and an LC Oscillator Based PLL," In IEEJ International Analog VLSI Workshop, pages 45-50, October 2004.