Search: 簡易 | 詳細 || Language: 英語 | 日本語 || ログイン |

2 件の該当がありました. : このページのURL : HTML


論文誌
[1] Yuan Liang, Mengding Guo, Lingyi Zeng, Quan Cheng, Zhongyuan Fang, and Masanori Hashimoto, "A Mmw Cmos Frequency Synthesizer Using Return-To-Zero Complementary Sampling Phase Detection for Low-Jitter and Low-Spur Operation," IEEE Transactions on Microwave Theory and Techniques, 採録済.
[2] W. Jin, Q. Cheng, Y. Liang, and M. Hashimoto, "An 88.5 fsrms Integrated Jitter and ‒76.2 dBc Reference Spur mmW PLL Utilizing a Ripple Compensation Phase/Frequency Detector," IEEE Transactions on Circuits and Systems I: Regular Papers, volume 72, number 9, pages 4570-4583, September 2025. [pdf]