Search: 簡易 | 詳細 || Language: 英語 | 日本語 || ログイン |

1 件の該当がありました. : このページのURL : HTML


論文誌
[1] Y. Masuda and M. Hashimoto, "MTTF-aware Design Methodology of Adaptively Voltage Scaled Circuit with Timing Error Predictive Flip-Flop," IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, volume 102-A, number 7, pages 867--877, July 2019. [pdf]