: M. Hashimoto and H. Onodera, Post-Layout Transistor Sizing for Power Reduction in Cell-Based Design, January 2001.
Detail of a work
| Tweet | |
| M. Hashimoto and H. Onodera, "Post-Layout Transistor Sizing for Power Reduction in Cell-Based Design," In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 359-365, January 2001. | |
| ID | 81 |
| 分類 | 国際会議 |
| タグ | |
| 表題 (title) |
Post-Layout Transistor Sizing for Power Reduction in Cell-Based Design |
| 表題 (英文) |
|
| 著者名 (author) |
M. Hashimoto,H. Onodera |
| 英文著者名 (author) |
|
| 編者名 (editor) |
|
| 編者名 (英文) |
|
| キー (key) |
|
| 書籍・会議録表題 (booktitle) |
Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC) |
| 書籍・会議録表題(英文) |
|
| 巻数 (volume) |
|
| 号数 (number) |
|
| ページ範囲 (pages) |
359-365 |
| 組織名 (organization) |
|
| 出版元 (publisher) |
|
| 出版元 (英文) |
|
| 出版社住所 (address) |
|
| 刊行月 (month) |
1 |
| 出版年 (year) |
2001 |
| 採択率 (acceptance) |
|
| URL |
|
| 付加情報 (note) |
|
| 注釈 (annote) |
|
| 内容梗概 (abstract) |
|
| 論文電子ファイル | 39.pdf (application/pdf) [一般閲覧可] |
| BiBTeXエントリ |
@inproceedings{id81,
title = {Post-Layout Transistor Sizing for Power Reduction in Cell-Based Design},
author = {M. Hashimoto and H. Onodera},
booktitle = {Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC)},
pages = {359-365},
month = {1},
year = {2001},
}
|