: A. Shinmyo, M. Hashimoto, and H. Onodera, Design and Measurement of 6.4 Gbps 8:1 Multiplexer in 0.18um CMOS Process, January 2005.
Detail of a work
| Tweet | |
| A. Shinmyo, M. Hashimoto, and H. Onodera, "Design and Measurement of 6.4 Gbps 8:1 Multiplexer in 0.18um CMOS Process," In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), D9-D10, January 2005. | |
| ID | 55 |
| 分類 | 国際会議 |
| タグ | 0.18um 1 6.4 8 cmos design gbps measurement multiplexer process |
| 表題 (title) |
Design and Measurement of 6.4 Gbps 8:1 Multiplexer in 0.18um CMOS Process |
| 表題 (英文) |
|
| 著者名 (author) |
A. Shinmyo,M. Hashimoto,H. Onodera |
| 英文著者名 (author) |
A. Shinmyo,M. Hashimoto,H. Onodera |
| 編者名 (editor) |
|
| 編者名 (英文) |
|
| キー (key) |
A. Shinmyo,M. Hashimoto,H. Onodera |
| 書籍・会議録表題 (booktitle) |
Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC) |
| 書籍・会議録表題(英文) |
|
| 巻数 (volume) |
|
| 号数 (number) |
|
| ページ範囲 (pages) |
D9-D10 |
| 組織名 (organization) |
|
| 出版元 (publisher) |
|
| 出版元 (英文) |
|
| 出版社住所 (address) |
|
| 刊行月 (month) |
1 |
| 出版年 (year) |
2005 |
| 採択率 (acceptance) |
|
| URL |
|
| 付加情報 (note) |
|
| 注釈 (annote) |
|
| 内容梗概 (abstract) |
|
| 論文電子ファイル | 35.pdf (application/pdf) [一般閲覧可] |
| BiBTeXエントリ |
@inproceedings{id55,
title = {Design and Measurement of 6.4 Gbps 8:1 Multiplexer in 0.18um {CMOS} Process},
author = {A. Shinmyo and M. Hashimoto and H. Onodera},
booktitle = {Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC)},
pages = {D9-D10},
month = {1},
year = {2005},
}
|