Detail of a work
| Tweet | |
| R. Doi and M. Hashimoto, "SAT Encoding-Based Verification of Sneak Path Problem in Via-Switch FPGA," Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2018. | |
| ID | 478 |
| 分類 | 国際会議 |
| タグ | encoding-based fpga path problem sat sneak verification via-switch |
| 表題 (title) |
SAT Encoding-Based Verification of Sneak Path Problem in Via-Switch FPGA |
| 表題 (英文) |
|
| 著者名 (author) |
R. Doi,M. Hashimoto |
| 英文著者名 (author) |
R. Doi,M. Hashimoto |
| キー (key) |
R. Doi,M. Hashimoto |
| 定期刊行物名 (journal) |
Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI) |
| 定期刊行物名 (英文) |
|
| 巻数 (volume) |
|
| 号数 (number) |
|
| ページ範囲 (pages) |
|
| 刊行月 (month) |
7 |
| 出版年 (year) |
2018 |
| Impact Factor (JCR) |
|
| URL |
|
| 付加情報 (note) |
|
| 注釈 (annote) |
|
| 内容梗概 (abstract) |
|
| 論文電子ファイル | pdf (application/pdf) [一般閲覧可] |
| BiBTeXエントリ |
@article{id478,
title = {{SAT} Encoding-based Verification of Sneak Path Problem in Via-switch {FPGA}},
author = {R. Doi and M. Hashimoto},
journal = {Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
month = {7},
year = {2018},
}
|