Detail of a work
| Tweet | |
| T. Nakayama and M. Hashimoto, "Hold Violation Analysis for Functional Test of Ultra-Low Temperature Circuits at Room Temperature," Proceedings of International Symposium on VLSI Design, Automation and Test (VLSI-DAT), April 2018. | |
| ID | 466 |
| 分類 | 国際会議 |
| タグ | analysis circuits functional hold room temperature test ultra-low violation |
| 表題 (title) |
Hold Violation Analysis for Functional Test of Ultra-Low Temperature Circuits at Room Temperature |
| 表題 (英文) |
|
| 著者名 (author) |
T. Nakayama,M. Hashimoto |
| 英文著者名 (author) |
T. Nakayama,M. Hashimoto |
| キー (key) |
T. Nakayama,M. Hashimoto |
| 定期刊行物名 (journal) |
Proceedings of International Symposium on VLSI Design, Automation and Test (VLSI-DAT) |
| 定期刊行物名 (英文) |
|
| 巻数 (volume) |
|
| 号数 (number) |
|
| ページ範囲 (pages) |
|
| 刊行月 (month) |
4 |
| 出版年 (year) |
2018 |
| Impact Factor (JCR) |
|
| URL |
|
| 付加情報 (note) |
|
| 注釈 (annote) |
|
| 内容梗概 (abstract) |
|
| 論文電子ファイル | pdf (application/pdf) [一般閲覧可] |
| BiBTeXエントリ |
@article{id466,
title = {Hold Violation Analysis for Functional Test of Ultra-Low Temperature Circuits at Room Temperature},
author = {T. Nakayama and M. Hashimoto},
journal = {Proceedings of International Symposium on VLSI Design, Automation and Test (VLSI-DAT)},
month = {4},
year = {2018},
}
|