: T. Kouno, M. Hashimoto, and H. Onodera, Input Capacitance Modeling of Logic Gates for Accurate Static Timing Analysis, November 2005.
Detail of a work
| Tweet | |
| T. Kouno, M. Hashimoto, and H. Onodera, "Input Capacitance Modeling of Logic Gates for Accurate Static Timing Analysis," In Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 453-456, November 2005. | |
| ID | 40 |
| 分類 | 国際会議 |
| タグ | |
| 表題 (title) |
Input Capacitance Modeling of Logic Gates for Accurate Static Timing Analysis |
| 表題 (英文) |
|
| 著者名 (author) |
T. Kouno,M. Hashimoto,H. Onodera |
| 英文著者名 (author) |
|
| 編者名 (editor) |
|
| 編者名 (英文) |
|
| キー (key) |
|
| 書籍・会議録表題 (booktitle) |
Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC) |
| 書籍・会議録表題(英文) |
|
| 巻数 (volume) |
|
| 号数 (number) |
|
| ページ範囲 (pages) |
453-456 |
| 組織名 (organization) |
|
| 出版元 (publisher) |
|
| 出版元 (英文) |
|
| 出版社住所 (address) |
|
| 刊行月 (month) |
11 |
| 出版年 (year) |
2005 |
| 採択率 (acceptance) |
|
| URL |
|
| 付加情報 (note) |
|
| 注釈 (annote) |
|
| 内容梗概 (abstract) |
|
| 論文電子ファイル | 52.pdf (application/pdf) [一般閲覧可] |
| BiBTeXエントリ |
@inproceedings{id40,
title = {Input Capacitance Modeling of Logic Gates for Accurate Static Timing Analysis},
author = {T. Kouno and M. Hashimoto and H. Onodera},
booktitle = {Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC)},
pages = {453-456},
month = {11},
year = {2005},
}
|