

Characterization and Understanding of Cosmic Ray-Induced Soft Errors in SRAMs

Masanori Hashimoto
Department of Informatics
Kyoto University
Kyoto, Japan
hashimoto@i.kyoto-u.ac.jp

Abstract— This paper reviews soft errors in SRAM at ground level, focusing on neutron-induced soft error rates (SER) and muon-induced single event upsets (SEUs) across different SRAM technologies. The study explores SER characterization methods for terrestrial environments using accelerator facilities, presenting new findings on muon-induced SEUs in 12-nm FinFET, 28-nm, and 65-nm planar SRAMs.

Keywords— soft error; VLSI; neutron; muon; single event upset; SRAM

I. INTRODUCTION

Soft errors caused by cosmic rays are increasingly recognized as a threat to the reliability of integrated circuits, particularly as Society 5.0 seeks to develop highly reliable systems. These errors pose a significant challenge, especially for AI systems, which are being integrated into critical applications such as autonomous driving and nursing robots. As a result, there has been a growing focus on assessing the reliability of neural networks and their hardware, with extensive studies conducted in this area (e.g., [2-7]). A comprehensive survey of this research domain can be found in [8].

In the terrestrial environment, soft errors are caused by alpha particles from packaging materials and neutrons from cosmic rays. Alpha particles, as ionized radiation, directly generate electron-hole pairs, while neutrons induce soft errors indirectly through reactions with transistor materials, producing charged secondary particles like protons and alpha particles. These particles create electron-hole pairs, and the collected charge at the transistor's drain causes a temporary glitch, leading to soft errors. A glitch in a combinational circuit is called a single event transient (SET), while one that upsets memory is called a single event upset (SEU). Alpha-induced soft errors can be reduced with low-emission packaging, but neutrons, which are harder to block, remain a major source of soft errors in terrestrial environments.

Digital System-on-Chips (SoCs) consist of SRAMs, flip-flops (FFs), and combinational logic. SRAMs are known to be the most sensitive components [9], so the focus here is on SEUs in SRAM. However, when SRAMs are protected by error-correction codes (ECC), FFs become

the most vulnerable [9]. If radiation-hardened FFs are used [1], SETs can become a serious concern. In this case, SETs, including the more problematic single event multiple transients (SEMTs) [10], propagate through logic gates, making them very difficult to mitigate [11].

In recent years, neutrons have been identified as a major cause of soft errors in integrated devices, leading to extensive research and development focused on mitigating neutron-induced errors. Recent studies [12] highlight that muons are a potential source of soft errors in terrestrial environments. There are two types of muons: negative and positive. Muons could comprise a significant portion of ground-level secondary cosmic rays, accounting for about three-quarters of the total cosmic ray flux. According to [13], a sharp increase in muon-induced SEUs is predicted when the critical charge—the threshold charge required to cause an SEU—reaches a certain point. As transistors continue to shrink and operate at lower voltages, concerns about muon-induced soft errors are growing.

This paper examines neutron-induced soft error rates (SER) in SRAM for terrestrial environments, focusing on SER characterization methods using accelerator facilities. Additionally, we present recent findings on muon-induced SEUs in 12-nm FinFET, 28-nm, and 65-nm planar SRAMs.

II. NEUTRON

Neutrons have long been a major source of SEUs, and numerous measurement results have been reported. For instance, the effects of low-voltage operation, including subthreshold operation, have been analyzed [14-17]. One study experimentally demonstrates a sudden increase in SER when secondary protons deposit sufficient charge to cause SEUs [15]. Additionally, the angular dependency of neutron irradiation on error patterns has been observed (e.g., [18, 19]), as these patterns significantly influence the effectiveness of ECC.

Acceleration tests using spallation neutron beams with energy spectra similar to terrestrial neutrons are commonly used to estimate SERs. However, as noted in JESD89B [20], only a few facilities offer suitable neutron spectra. Another method in [20] uses the four-parameter Weibull function to fit SEU cross-section data from (quasi-)monoenergetic neutron or proton sources. This approach, however, requires at least four data points at different

This work was supported by the Grant-in-Aid for Scientific Research (S) from Japan Society for the Promotion of Science (JSPS) under Grant JP19H05664 and 24H00073.

energies, making it costly. To address this issue, we have developed a new method for estimating terrestrial SER [21]. This approach uses a one-time irradiation test with any neutron source, combined with Monte Carlo simulations using tools like the Particle and Heavy Ion Transport code System (PHITS) [22] and Geant4 [23]. Applying this method, we estimated the terrestrial SER for 65-nm bulk SRAM across various conditions and facilities, finding that the ratio between the minimum and maximum estimated SERs was 1.8. This method allows using any neutron source for SER evaluation, helping to alleviate the beamtime shortage at atmospheric neutron facilities.

We examined the effect of irradiation direction on SEU cross sections in 65-nm bulk SRAM. The number of SEUs from board-side quasi-monoenergetic neutron irradiation was 20% to 30% lower than those from the plastic package side [24]. Monte Carlo simulations revealed that the SER for plastic package-side irradiation was nearly double that of board-side irradiation. The simulations also showed that the material composition in front of the memory chip significantly influences SER. Specifically, hydrides, such as plastic, significantly increase SER due to the higher production of secondary H ions from neutron-hydrogen elastic scattering [24, 25].

Recent devices have become more sensitive to neutrons with energies below 10 MeV, whereas the acceleration factor is typically based on the number of neutrons above 10 MeV. For 65-nm SRAM, the SER contribution from low-energy neutrons is estimated to be less than 6% in the terrestrial environments of New York and Tokyo [26]. In this case, excluding neutrons below 10 MeV in the acceleration factor calculation during accelerated neutron tests, as per the JESD89 standard, may still yield reasonably accurate SER estimates, as noted in [27]. However, for 12- and 28-nm SRAMs, low-energy neutrons in the 1 to 10 MeV range contribute approximately 18% to the total SER, which could result in significant estimation errors. For these advanced nodes, a lower energy threshold, such as 2 MeV for 12-nm SRAM, is more suitable for accurate SER estimation [28].

III. MUON

We conducted both positive and negative muon irradiation experiments on SRAMs at J-PARC MUSE. While several studies have reported on positive muon irradiation (e.g., [12]), [29, 30] are the first to explore negative muon irradiation, making our experiments groundbreaking. The results for 65-nm SRAMs [29-34] confirm that muons can indeed induce soft errors, with negative muons having a greater impact than positive muons. This is attributed to the physical process where negative muons are captured by atomic nuclei, leading to increased error rates.

Following the 65-nm experiments, we conducted positive and negative muon irradiation experiments on 28-nm, 20-nm, and 12-nm SRAMs [35, 36, 37]. While similar observations were made as with the 65-nm SRAMs, we did not observe a significant increase in the SEU cross section. As transistor structures shift to FinFET, the sensitive volume decreases due to its 3D architecture, leading to reduced charge deposition. This trend is consistent with neutron-induced SEUs [37]. However, when the supply voltage is lowered, the SEU cross section

for positive muons increases significantly in 12-nm SRAM. This suggests that once the critical charge drops below a certain threshold, muon-induced soft errors originating from direct ionization could become dominant, as discussed in [13] through simulations.

IV. CONCLUSION

This paper discussed soft errors in SRAM at ground level. First, we examined neutron-induced soft error rates (SER) in SRAM in terrestrial environments, with a focus on SER characterization methods using accelerator facilities. Next, we presented recent findings on muon-induced SEUs in 12-nm FinFET, 28-nm, and 65-nm planar SRAMs.

Future work includes further validation of the proposed neutron-induced SER characterization method [21], which combines simulations with a one-time irradiation experiment using an arbitrary neutron source, applied to more advanced transistors and SOI devices. For muons, we are investigating the impact of high-speed muons passing through chips, as their numbers far exceed those of muons stopping in chips. Another issue to be addressed is the challenge of defining the sensitive volume in 3D transistors for a wide LET range of ions and muons [38, 39].

REFERENCES

- [1] M. Hashimoto, K. Kobayashi, J. Furuta, S. Abe, and Y. Watanabe, "Characterizing SRAM and FF Soft Error Rates with Measurement and Simulation," *Integration, the VLSI Journal*, vol. 69, pp. 161-179, November 2019.
- [2] Q. Cheng, M. Huang, C. Man, A. Shen, L. Dai, H. Yu, and M. Hashimoto, "Reliability Exploration of System-On-Chip with Multi-Bit-Width Accelerator for Multi-Precision Deep Neural Networks," *IEEE Trans. Circuits and Systems I*, vol. 70, no. 10, 3978 - 3991, Oct. 2023.
- [3] Z. Yan, Y. Shi, W. Liao, M. Hashimoto, X. Zhou, and C. Zhuo, "When Single Event Upset Meets Deep Neural Networks: Observations, Explorations, and Remedies," *Proc. ASP-DAC*, 2020.
- [4] Q. Cheng, Q. Li, L. Lin, W. Liao, L. Dai, H. Yu, and M. Hashimoto, "How Accurately Can Soft Error Impact Be Estimated in Black-Box/White-Box Cases? -- a Case Study with an Edge AI SoC --," *Proc. DAC*, 2024.
- [5] T. Tanaka, W. Liao, M. Hashimoto, and Y. Mitsuyama, "Impact of Neutron-Induced SEU in FPGA CRAM on Image-Based Lane Tracking for Autonomous Driving: from Bit Upset to SEFI and Erroneous Behavior," *IEEE Trans. Nuclear Science*, vol. 69, no. 1, pp. 35-42, Jan. 2022.
- [6] K. Ito, Y. Zhang, H. Itsuji, T. Uezono, T. Toba, and M. Hashimoto, "Analyzing DUE Errors on GPUs with Neutron Irradiation Test and Fault Injection to Control Flow," *IEEE Trans. Nuclear Science*, vol. 68, no. 8, pp. 1668-1674, Aug. 2021.
- [7] K. Ito, H. Itsuji, T. Uezono, T. Toba, M. Itoh, and M. Hashimoto, "Constructing Application-Level GPU Error Rate Model with Neutron Irradiation Experiment," *Proc. RADECS*, 2022.
- [8] P. Rech, "Artificial Neural Networks for Space and Safety-Critical Applications: Reliability Issues and Potential Solutions," *IEEE Trans. Nuclear Science*, vol. 71, no. 4, pp. 377-404, Apr. 2024.
- [9] W. Liao and M. Hashimoto, "Analyzing Impacts of SRAM, FF and Combinational Circuit on Chip-Level Neutron-Induced Soft Error Rate," *IEICE Trans. Electronics*, vol. E102-C, no. 4, pp. 296-302, Apr. 2019.
- [10] R. Harada, Y. Mitsuyama, M. Hashimoto, and T. Onoye, "Neutron Induced Single Event Multiple Transients with Voltage Scaling and Body Biasing," *Proc. IRPS*, pp. 253-257, 2011.
- [11] D. Alnajjar, H. Konoura, Y. Ko, Y. Mitsuyama, M. Hashimoto, and T. Onoye, "Implementing Flexible Reliability in a Coarse

- Grained Reconfigurable Architecture," *IEEE Trans. VLSI Systems*, vol. 21, no. 12, 2165 - 2178, Dec. 2013.
- [12] B. D. Sierawski et al., "Muon-Induced Single Event Upsets in DeepSubmicron Technology," *IEEE Trans. Nuclear Science*, vol. 57, no. 6, pp. 32733-278, Dec. 2010.
- [13] A. Infantino, R. G. Alía and M. Brugger, "Monte Carlo Evaluation of Single Event Effects in a Deep-Submicron Bulk Technology: Comparison Between Atmospheric and Accelerator Environment," *IEEE Trans. Nuclear Science*, vol. 64, no. 1, pp. 596-604, Jan. 2017.
- [14] S. Hirokawa, R. Harada, M. Hashimoto, and T. Onoye, "Characterizing Alpha- and Neutron-Induced SEU and MCU on SOTB and Bulk 0.4-V SRAMs," *IEEE Trans. Nuclear Science*, vol. 62, no. 2, pp. 420-427, Apr. 2015.
- [15] T. Uemura, T. Kato, H. Matsuyama, and M. Hashimoto, "Soft-Error in SRAM at Ultra-Low Voltage and Impact of Secondary Proton in Terrestrial Environment," *IEEE Trans. Nuclear Science*, vol. 60, no. 6, pp. 4232-4237, Dec. 2013.
- [16] H. Fuketa, M. Hashimoto, Y. Mitsuyama, and T. Onoye, "Neutron-Induced Soft Errors and Multiple Cell Upsets in 65-nm 10T Subthreshold SRAM," *IEEE Trans. Nuclear Science*, vol. 58, no. 4, pp. 2097-2102, Aug. 2011.
- [17] H. Fuketa, R. Harada, M. Hashimoto, and T. Onoye, "Measurement and Analysis of Alpha-Particle-Induced Soft Errors and Multiple Cell Upsets in 10T Subthreshold SRAM," *IEEE Trans. Device and Materials Reliability*, vol. 14, no. 1, 463 - 470, Mar. 2014.
- [18] T. Kato, M. Hashimoto, and H. Matsuyama, "Angular Sensitivity of Neutron-Induced Single-Event Upsets in 12-nm FinFET SRAMs with Comparison to 20-nm Planar SRAMs," *IEEE Trans. Nuclear Science*, vol. 67, no. 7, 1485 - 1493, July 2020.
- [19] R. Harada, S. Abe, H. Fuketa, T. Uemura, M. Hashimoto, and Y. Watanabe, "Angular Dependency of Neutron Induced Multiple Cell Upsets in 65-nm 10T Subthreshold SRAM," *IEEE Trans. Nuclear Science*, vol. 59, no. 6, pp. 2791-2795, Dec. 2012.
- [20] "Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray Induced Soft Error in Semiconductor Devices," JEDEC Standard JESD89B, Sep. 2021.
- [21] S. Abe, M. Hashimoto, W. Liao, T. Kato, H. Asai, K. Shimbo, H. Matsuyama, T. Sato, K. Kobayashi, and Y. Watanabe, "A Terrestrial SER Estimation Methodology Based on Simulation Coupled with One-Time Neutron Irradiation Testing," *IEEE Trans. Nuclear Science*, vol. 70, no. 8, 1652 - 1657, Aug. 2023.
- [22] T. Sato, Y. Iwamoto, S. Hashimoto, T. Ogawa, T. Furuta, S. Abe, T. Kai, Y. Matsuya, N. Matsuda, Y. Hirata, T. Sekikawa, L. Yao, P.E. Tsai, H.N. Hunter, H. Iwase, Y. Sakaki, K. Sugihara, N. Shigyo, L. Sihver and K. Niita, "Recent improvements of the Particle and Heavy Ion Transport code System - PHITS version 3.33," *J. Nucl. Sci. Technol.* vol. 61, pp. 127-135, 2024.
- [23] S. Agostinelli, et al., "Geant4—a simulation toolkit," *Nuclear instruments and methods in physics research section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, vol. 506, no. 3, pp. 250-303, Jul. 2003.
- [24] S. Abe, W. Liao, S. Manabe, T. Sato, M. Hashimoto, and Y. Watanabe, "Impact of Irradiation Side on Neutron-Induced Single Event Upsets in 65-nm Bulk SRAMs," *IEEE Trans. Nuclear Science*, vol. 66, no. 7, 1374 - 1380, July 2019.
- [25] S. Abe, T. Sato, J. Kuroda, S. Manabe, Y. Watanabe, W. Liao, K. Ito, M. Hashimoto, M. Harada, K. Oikawa, and Y. Miyake, "Impact of Hydrided and Non-Hydrided Materials Near Transistors on Neutron-Induced Single Event Upsets," *Proc. IRPS*, 2020.
- [26] W. Liao, K. Ito, S. Abe, Y. Mitsuyama, and M. Hashimoto, "Characterizing Energetic Dependence of Low-energy Neutron-induced SEU and MCU and Its Influence on Estimation of Terrestrial SER in 65 nm Bulk SRAM," *IEEE Trans. Nuclear Science*, vol. 68, no. 6, pp. 1228-1234, June 2021.
- [27] H. Quinn, A. Watkins, L. Dominik, and C. Slayman, "The Effect of 1-10-MeV Neutrons on the JESD89 Test Standard," *IEEE Trans. Nuclear Science*, vol. 66, no. 1, pp. 140-147, Jan. 2019
- [28] K. Takami, Y. Gomi, S. Abe, W. Liao, S. Manabe, T. Matsumoto, and M. Hashimoto, "Characterizing SEU Cross Sections of 12- and 28-nm SRAMs for 6.0, 8.0, and 14.8 MeV Neutrons," *Proc. IRPS*, 2023.
- [29] S. Manabe, Y. Watanabe, W. Liao, M. Hashimoto, K. Nakano, H. Sato, T. Kin, S. Abe, K. Hamada, M. Tampo, and Y. Miyake, "Negative and Positive Muon-Induced Single Event Upsets in 65-nm UTBB SOI SRAMs," *IEEE Trans. Nuclear Science*, vol. 65, no. 8, pp. 1742-1749, Aug. 2018.
- [30] W. Liao, M. Hashimoto, S. Manabe, Y. Watanabe, K. Nakano, H. Sato, T. Kin, K. Hamada, M. Tampo, and Y. Miyake, "Measurement and Mechanism Investigation of Negative and Positive Muon-Induced Upsets in 65-nm Bulk SRAMs," *IEEE Trans. Nuclear Science*, vol. 65, no. 8, pp. 1734-1741, Aug. 2018.
- [31] T. Mahara, S. Manabe, Y. Watanabe, W. Liao, M. Hashimoto, T. Y. Saito, M. Niikura, K. Ninomiya, D. Tomono, and A. Sato, "Irradiation Test of 65 nm Bulk SRAMs with DC Muon Beam at RCNP MuSIC Facility," *IEEE Trans. Nuclear Science*, vol. 67, no. 7, 1555 - 1559, July 2020.
- [32] W. Liao, M. Hashimoto, S. Manabe, Y. Watanabe, S. Abe, M. Tampo, S. Takeshita, and Y. Miyake, "Impact of the Angle of Incidence on Negative Muon-Induced SEU Cross Sections of 65-nm Bulk and FDSOI SRAMs," *IEEE Trans. Nuclear Science*, vol. 67, no. 7, 1566 - 1572, July 2020.
- [33] S. Manabe, Y. Watanabe, W. Liao, M. Hashimoto, and S. Abe, "Estimation of Muon-Induced SEU Rates for 65-nm Bulk and UTBB-SOI SRAMs," *IEEE Trans. Nuclear Science*, vol. 66, no. 7, 1398 - 1403, July 2019.
- [34] W. Liao, M. Hashimoto, S. Manabe, S. Abe, and Y. Watanabe, "Similarity Analysis on Neutron- and Negative Moun-Induced MCUs in 65-nm Bulk SRAM," *IEEE Trans. Nuclear Science*, vol. 66, no. 7, 1390 - 1397, July 2019.
- [35] W. Liao, M. Hashimoto, S. Manabe, Y. Watanabe, S. Abe, M. Tampo, S. Takeshita, and Y. Miyake, "Negative and Positive Muon-Induced SEU Cross Sections in 28-nm and 65-nm Planar Bulk CMOS SRAMs," *Proc. IRPS*, 2019.
- [36] T. Kato, M. Tampo, S. Takeshita, H. Tanaka, H. Matsuyama, M. Hashimoto, and Y. Miyake, "Muon-Induced Single-Event Upsets in 20-nm SRAMs: Comparative Characterization with Neutrons and Alpha Particles," *IEEE Trans. Nuclear Science*, vol. 68, no. 7, pp. 1436-1444, July 2021.
- [37] Y. Gomi, K. Takami, R. Mizuno, M. Niikura, Y. Deng, S. Kawase, Y. Watanabe, S. Abe, W. Liao, M. Tampo, I. Umegaki, S. Takeshita, K. Shimomura, Y. Miyake, and M. Hashimoto, "Muon-Induced SEU Cross Sections of 12-nm FinFET and 28-nm Planar SRAMs," *Proc. RADECS 2023*, to appear.
- [38] M. Hashimoto, W. Liao, and S. Hirokawa, "Soft Error Rate Estimation with TCAD and Machine Learning," *Proc. SISPAD*, 2017.
- [39] S. Hirokawa, R. Harada, K. Sakuta, Y. Watanabe, and M. Hashimoto, "Multiple Sensitive Volume Based Soft Error Rate Estimation with Machine Learning," *Proc. RADECS*, 2016.